## B.E.(with Credits)-Regular-Semester 2012-Electronics & Telecommunication / Communication Engineering Sem III ET 304 - Digital Electronics

	ages: ne:Thr	2 ree Hours	* 0 8 9 9 *	<b>GUG/S/18/3740</b> Max. Marks : 80
	Note	2. I	All questions carry marks as indicated.  Due credit will be given to neatness and adequate dimension Assume suitable data wherever necessary.  Illustrate your answers wherever necessary with the help of	
1.	a)	State and	verify Demorgan's theorem.	4
	b)	i) (B-	the following expression:- $(B+BC)(B+BC)(B+D)$ $(B+BC)(B+D)$	6
	c)	i) f(x	ng K-map , y, z) = $\Sigma$ (0, 2, 4, 5, 6) A, B, C, D) = $\Pi$ M (4, 6, 10, 12, 13, 15).	6
			OR	
2.	a)	´ _	at: $OB = \overline{A} \odot \overline{B}$ $OB = A \oplus \overline{B} = A \odot B$ .	4
	b)		using McClusky method. 2, 5, 6, 7, 9, 10, 11, 14).	8
	c)		using K-map. C D) = ΠM (0, 2, 5, 9, 15) d (6, 7, 8, 10, 12, 13)	4
3.	a)		ne following terms with reference to a logic gate: pagation delay ii) Noise Margin pagation iv) Fan-out	8
	b)	Give the	characteristics of TTL logic family.	8
			OR	
4.	a)	Draw and	d explain 2 Input CMOS NAND gate.	8
	b)	Explain 1	I <sup>2</sup> L & Compare with some important features of DTL.	8

<b>5.</b>	a)	Draw & Explain BCD Adder.				
	b)	Implement a priority encoder with inputs $D_0$ , $D_1$ , $D_2$ and $D_3$ . Assume $D_3$ having the highest and $D_0$ the lowest priority respectively.	8			
		OR				
6.	a)	Implement 4:1 multiplexer using NAND gate only.	8			
	b)	Implement 2-Bit magnitude Digital Comparator.	8			
7.	a)	Explain metastability in flip flop.	4			
	b)	Design a type T counter that goes through states 0, 3, 5, 6, 0. If the counter suffers the problem of lockout redesign the counter assuming that the counter goes to the starting state i.e. 000 if it enters any invalid state.				
		OR				
8.	a)	In a 4-stage ripple counter, the propagation delay of a flip flop is 50nsec. If the pulse width of the strobe is 30nsec. Find the maximum frequency at which the counter operates.				
	b)	Draw 4-Bit Ring counter using D Flip Flop and show its waveform.				
	c)	Design JK Flip Flop using SR Flip Flop.				
9.	a)	Explain FPGA Architecture with diagram.				
	b)	Draw & Explain 1-Bit memory cell with three terminal namely Read/Write $(R/\overline{W})$ , Address enable (AE) and data in/data out.				
		OR				
10.	a)	Draw & Explain Bipolar static RAM.	8			
	b)	Write short note on: i) Flash memory ii) CPLD	8			

\*\*\*\*\*