# B.E.(with Credits)-Regular-Semester 2012-Electronics \& Telecommunication / Communication Engineering Sem III 

## ET 304 - Digital Electronics

P. Pages : 2

GUG/S/18/3740
Time : Three Hours

Max. Marks : 80

Notes : 1. All questions carry marks as indicated.
2. Due credit will be given to neatness and adequate dimensions.
3. Assume suitable data wherever necessary.
4. Illustrate your answers wherever necessary with the help of neat sketches.

1. a) State and verify Demorgan's theorem.
b) Reduce the following expression:-
i) $(B+B C)(B+\bar{B} C)(B+D)$
ii) $\mathrm{AB}+\mathrm{A} \overline{\mathrm{B}} \mathrm{C}+\mathrm{B} \overline{\mathrm{C}}$
c) Solve using K-map
i) $\quad \mathrm{f}(\mathrm{x}, \mathrm{y}, \mathrm{z})=\Sigma(0,2,4,5,6)$
ii) $\quad f(A, B, C, D)=\Pi M(4,6,10,12,13,15)$.

## OR

2. a) Show that:
i) $\mathrm{A} \odot \mathrm{B}=\overline{\mathrm{A}} \odot \overline{\mathrm{B}}$
ii) $\overline{\mathrm{A}} \oplus \mathrm{B}=\mathrm{A} \oplus \overline{\mathrm{B}}=\mathrm{A} \odot \mathrm{B}$.
b) Simplify using McClusky method.
$\mathrm{f}=\Sigma(1,2,5,6,7,9,10,11,14)$.
c) Simplify using K-map.
3. a) Define the following terms with reference to a logic gate:
i) Propagation delay
ii) Noise Margin
iii) Fan-in
iv) Fan-out
b) Give the characteristics of TTL logic family.
4. a) Draw and explain 2 Input CMOS NAND gate.
b) Explain $\mathrm{I}^{2} \mathrm{~L}$ \& Compare with some important features of DTL.
5. a) Draw \& Explain BCD Adder.
b) Implement a priority encoder with inputs $D_{0}, D_{1}, D_{2}$ and $D_{3}$. Assume $D_{3}$ having the highest and $\mathrm{D}_{0}$ the lowest priority respectively.

## OR

6. a) Implement 4:1 multiplexer using NAND gate only.
b) Implement 2-Bit magnitude Digital Comparator.
7. a) Explain metastability in flip flop.
b) Design a type T counter that goes through states $0,3,5,6,0$. If the counter suffers the problem of lockout redesign the counter assuming that the counter goes to the starting state i.e. 000 if it enters any invalid state.

## OR

8. a) In a 4-stage ripple counter, the propagation delay of a flip flop is 50 nsec . If the pulse width of the strobe is 30 nsec . Find the maximum frequency at which the counter operates.
b) Draw 4-Bit Ring counter using D Flip Flop and show its waveform.
c) Design JK Flip Flop using SR Flip Flop.
9. a) Explain FPGA Architecture with diagram.
b) Draw \& Explain 1-Bit memory cell with three terminal namely Read/Write ( $\mathrm{R} / \overline{\mathrm{W}}$ ), Address enable (AE) and data in/data out.

## OR

10. a) Draw \& Explain Bipolar static RAM.
b) Write short note on:
i) Flash memory
ii) CPLD
